| Both sides previous revisionPrevious revisionNext revision | Previous revision |
| registers [2021/06/05 10:30] – silverdr | registers [2022/07/27 13:35] (current) – silverdr |
|---|
| ^ Address:bit(s) ^ Name ^ Width [bits] ^ Description ^ | ^ Address:bit(s) ^ Name ^ Width [bits] ^ Description ^ |
| | $D031 | <BOOKMARK:CONTROL>CONTROL | 8 | Main control register. Also used to activate BeamRacer after boot or Run/Stop-Restore by writing values "B" ($42, 66 dec) followed by "R" ($52, 82 dec). | | | $D031 | <BOOKMARK:CONTROL>CONTROL | 8 | Main control register. Also used to activate BeamRacer after boot or Run/Stop-Restore by writing values "B" ($42, 66 dec) followed by "R" ($52, 82 dec). | |
| | $D031:210 | RAMBANK | 3 | Number of a memory bank (0 to 7) accessible through ports. | | | $D031:210 | RAMBANK | 3 | Number of a memory bank (0 to 7) accessible through ports. If written simultaneously with bit 3 ''DLIST_ON'' cleared (displaylist processing turned OFF), also memory bank, in which displaylists are executed is changed. | |
| | $D031:3 | <BOOKMARK:DLIST_ON>DLIST_ON | 1 | When set to "1", display list execution will start at the beginning of the next frame. \\ When set to "0", display list execution stops immediately. | | | $D031:3 | <BOOKMARK:DLIST_ON>DLIST_ON | 1 | When set to "1", display list execution will start at the beginning of the next frame. \\ When set to "0", display list execution stops immediately and memory bank for displaylist execution is set in accordance with ''RAMBANK'' bits value. | |
| | $D031:4 | <BOOKMARK:PORT_READ_ENABLE>PORT_READ_ENABLE | 1 | When "1" data can be read from both memory ports. | | | $D031:4 | <BOOKMARK:PORT_READ_ENABLE>PORT_READ_ENABLE | 1 | When "1" data can be read from both memory ports. | |
| | $D031:5 | <BOOKMARK:GRAYDOT_KILL>GRAYDOT_KILL | 1 | "1" disables HMOS VIC-II grey dots visible on CPU writes to currently active color register. \\ "0" - dots are visible as usual. | | | $D031:5 | <BOOKMARK:GRAYDOT_KILL>GRAYDOT_KILL | 1 | "1" disables HMOS VIC-II grey dots visible on CPU writes to currently active color register. \\ "0" - dots are visible as usual. | |
| | $D031:76 | <BOOKMARK:RESERVED>RESERVED | 2| RESERVED. | | | $D031:76 | <BOOKMARK:CTRL_PORT_MODE>CTRL_PORT_MODE| 2| 00 - Regular port operation \\ 01 - PORT0 copies to PORT1 \\ 10 & 11 - RESERVED | |
| | $D032 | <BOOKMARK:DLISTL>DLISTL | 8 | Lo-byte of address from which execution of Display List will start at the beginning of the next frame or after a write to DLSTROBE ($D03E). | | | $D032 | <BOOKMARK:DLISTL>DLISTL | 8 | Lo-byte of address from which execution of Display List will start at the beginning of the next frame or after a write to DLSTROBE ($D03E). | |
| | $D033 | <BOOKMARK:DLISTH>DLISTH | 8 | Hi-byte of address from which execution of Display List will start at the beginning of the next frame or after a write to DLSTROBE ($D03E). | | | $D033 | <BOOKMARK:DLISTH>DLISTH | 8 | Hi-byte of address from which execution of Display List will start at the beginning of the next frame or after a write to DLSTROBE ($D03E). | |
| | $D034 | <BOOKMARK:ADR0L>ADR0L | 8 | Lo-byte of address in VASYL memory to read from or write to| | | $D034 | <BOOKMARK:ADR0L>ADR0L | 8 | Lo-byte of address in VASYL memory to read from or write to using PORT0| |
| | $D035 | <BOOKMARK:ADR0H>ADR0H | 8 | Hi-byte of address in VASYL memory to read from or write to| | | $D035 | <BOOKMARK:ADR0H>ADR0H | 8 | Hi-byte of address in VASYL memory to read from or write to using PORT0| |
| | $D036 | <BOOKMARK:STEP0>STEP0 | 8 | Value in range [-128, 127] added to ADR0(LH) after each access to PORT0 | | | $D036 | <BOOKMARK:STEP0>STEP0 | 8 | Value in range [-128, 127] added to ADR0(LH) after each access to PORT0 | |
| | $D037 | <BOOKMARK:PORT0>PORT0 | 8 | Writing stores a byte at location ADR0(LH) in currently active bank of VASYL memory. \\ Reading returns a byte from that location (provided PORT_READ_ENABLE bit in CTRL1 ($D031) is set to "1"). | | | $D037 | <BOOKMARK:PORT0>PORT0 | 8 | Writing stores a byte at location ADR0(LH) in currently active bank of VASYL memory. \\ Reading returns a byte from that location (provided PORT_READ_ENABLE bit in CTRL1 ($D031) is set to "1"). | |
| | $D038 | <BOOKMARK:ADR1L>ADR1L | 8 | Lo-byte of address in VASYL memory to read from or write to| | | $D038 | <BOOKMARK:ADR1L>ADR1L | 8 | Lo-byte of address in VASYL memory to read from or write to using PORT1| |
| | $D039 | <BOOKMARK:ADR1H>ADR1H | 8 | Hi-byte of address in VASYL memory to read from or write to| | | $D039 | <BOOKMARK:ADR1H>ADR1H | 8 | Hi-byte of address in VASYL memory to read from or write to using PORT1| |
| | $D03A | <BOOKMARK:STEP1>STEP1 | 8 | Value in range [-128, 127] added to ADR1(LH) after each access to PORT1 | | | $D03A | <BOOKMARK:STEP1>STEP1 | 8 | Value in range [-128, 127] added to ADR1(LH) after each access to PORT1 | |
| | $D03B | <BOOKMARK:PORT1>PORT1 | 8 | Writing stores a byte at location ADR1(LH) in currently active bank of VASYL memory. \\ Reading returns a byte from that location (provided PORT_READ_ENABLE bit in CTRL1 ($D031) is set to "1"). | | | $D03B | <BOOKMARK:PORT1>PORT1 | 8 | Writing stores a byte at location ADR1(LH) in currently active bank of VASYL memory. \\ Reading returns a byte from that location (provided PORT_READ_ENABLE bit in CTRL1 ($D031) is set to "1"). | |
